



FIG. 1




2 / 8

FIG. 2




3 / 8

FIG. 3



4 / 8

FIG. 4



5 / 8

FIG. 5(a)

V-BIT IS 0 IN THE STATUS REGISTER




FIG. 5(b)

CACHE-STALL SIGNAL IS HIGH LEVEL






FIG. 5(c)

SAME PAGE ADDRESS IS ACCESSED



6 / 8

FIG. 6



7 / 8


FIG. 7

INSTRUCTION 4	INSTRUCTION 5	INSTRUCTION 6	INSTRUCTION 7	INSTRUCTION LOCATION INFORMATION			
INSTRUCTION 0	INSTRUCTION 1	INSTRUCTION 2	INSTRUCTION 3	INSTRUCTION LOCATION INFORMATION			
LOCATION OF INSTRUCTION 0 (2 BITS)	END INFORMATION OF INSTRUCTION 0 (1 BIT)	LOCATION OF INSTRUCTION 1 (2 BITS)	END INFORMATION OF INSTRUCTION 1 (1 BIT)	LOCATION OF INSTRUCTION 2 (2 BITS)	END INFORMATION OF INSTRUCTION 2 (1 BIT)	LOCATION OF INSTRUCTION 3 (2 BITS)	END INFORMATION OF INSTRUCTION 3 (1 BIT)


FIG. 8

CYCLE	1	2	3	4	5	6	7
INSTRUCTION I	IF0	IF1	RD	EX	WB		
INSTRUCTION II		IF0	IF1	RD	EX	WB	
INSTRUCTION III			IF0	IF1	RD	EX	WB

FIG. 9



8 / 8

FIG. 10(a)*FIG. 10(b)*